Gate leakage current induced trapping in AlGaN/GaN Schottky-gate HFETs and MISHFETs by unknown
Liao et al. Nanoscale Research Letters 2014, 9:474
http://www.nanoscalereslett.com/content/9/1/474NANO EXPRESS Open AccessGate leakage current induced trapping in
AlGaN/GaN Schottky-gate HFETs and MISHFETs
Wen-Chia Liao, Yan-Lun Chen, Zheng-Xing Chen, Jen-Inn Chyi and Yue-Ming Hsin*Abstract
This study examined the correlation between the off-state leakage current and dynamic on-resistance (RON) transients
in AlGaN/GaN heterostructure field-effect transistors (HFETs) with and without a gate insulator under various stress
conditions. The RON transients in a Schottky-gate HFET (SGHFET) and metal-insulator-semiconductor HFET (MISHFET)
were observed after applying various amounts of drain-source bias stress. The gate insulator in the MISHFET effectively
reduced the electron injection from the gate, thereby mitigating the degradation in dynamic switching performance.
However, at relaxation times exceeding 10 ms, additional detrapping occurred in both the SGHFET and MISHFET when
the applied stress exceeded a critical voltage level, 50 V for the SGHFET and 60 V for MISHFET, resulting in resistive
leakage current build-up and the formation of hot carriers. These high-energy carriers acted as ionized traps in the
channel or buffer layers, which subsequently caused additional trapping and detrapping to occur in both HFETs during
the dynamic switching test conducted.
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Recently, AlGaN/GaN heterostructure field-effect tran-
sistors (HFETs) have been considered as a disruptive
technology for high-power switching [1]. However, the
degradation in dynamic switching performance is a cru-
cial problem limiting the application of GaN-based
HFETs [2,3]. To clarify the physical mechanisms, several
studies have attributed this degradation in performance
to two main sources. One source is the surface states
associated with electrons injected from the gate. Injected
electrons that are trapped in surface states form a
negative potential that reduces the electrons in two-
dimensional electron gas (2DEG) channels and acts as a
‘virtual gate’ in HFETs [4,5]. This degradation can be mit-
igated by using surface passivation techniques. The other
source is the trapping of hot electrons in defective epitax-
ial layers, [6] which implies that the electrons in 2DEG
channels can be driven by high electric field and trapped
at barrier or buffer layers. Recent studies have indicated
that a relationship exists between gate leakage-induced
electron injection and defective epitaxial layers [7,8].* Correspondence: yhsin@ee.ncu.edu.tw
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the involved trapping mechanism. Therefore, the behav-
ior of dynamic on-resistance (RON) transients in relation
to VDS-dependent off-state leakage currents in HFETs
under various stress conditions is discussed in this paper.
Furthermore, the behavior of RON transients in HFETs
with and without a gate insulator was compared, and the
results revealed that a severe degradation in dynamic
switching performance is due to a resistive leakage
current formed by high electric field but not high elec-
tron injection.Methods
Figure 1 shows the epitaxial layers and geometry of the
Schottky-gate HFET (SGHFET) and metal-insulator-
semiconductor HFET (MISHFET) examined in this study.
The epitaxial layers and layout of these HFETs are identi-
cal. The layer structure comprises a 3.9-μm C-doped GaN
buffer layer, 300-nm unintentionally doped (UID) GaN
channel layer, 30-nm AlGaN barrier layer, and 1-nm UID
GaN cap layer. The doping concentration of the C-doped
buffer layer was 1 × 1018 cm−3. Both HFETs were fabricated
based on the same layout and process flow, but different
gate structures were used. The ohmic metal, Ti/Al/Ti/Au,
was evaporated using an electron-beam evaporator, and itOpen Access article distributed under the terms of the Creative Commons
g/licenses/by/4.0), which permits unrestricted use, distribution, and reproduction
roperly credited.
Figure 1 Schematic cross-section and dimensions of the studied AlGaN/GaN HFETs. The gate width is 50 μm.
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sistance. The gate metal was a Ni/Au gate metal stack. The
surface of these devices was passivated with a 200-nm sili-
con nitride layer, which was deposited using a plasma-
enhanced chemical vapor deposition technique. The gate
width, gate-source spacing, gate length, and gate-drain spa-
cing were 50, 4, 2, and 4 μm, respectively. To obstruct the
gate-injected electrons, an Al2O3/HfO2 (1 nm/6 nm) mul-
tistack gate insulator was deposited for the MISHFET
at 250°C by using an atomic layer deposition technique
(trimethylaluminum and water vapor were used as pre-
cursors). To enhance the quality of the gate insulator,
postdeposition annealing was performed at 450°C for
1 min in an N2 ambient atmosphere.
Results
The silicon substrate was floating during the HEMT
characteristics tests in this study. The static transfer
characteristics in Figure 2a show that the gate insula-
tor effectively reduced the gate leakage current by
more than one order in the pinch-off region. The
drain current (IDS) on/off ratio of the SGHFET and
MISHFET devices were 2.0 × 104 and 3.3 × 105, respect-
ively. Figure 2b shows the off-state current-voltage (I-V)
curves of both HFETs. The bias gate voltages of the
SGHFET and MISHFET were −10 and −12 V, respect-
ively. The leakage current in both HFETs was primarily
from the gate. Two critical voltages, Vc1 and Vc2, can be
determined from the characteristic curves. Under low
electric field conditions, the leakage current increased in
conjunction with the bias voltage. When applying volt-
ages between Vc1 and Vc2, the leakage current cannot be
influenced by increasing the VDS. Subsequently, the
current increased when the bias voltage exceeded Vc2.
The Vc2 values of the SGHFET and MISHFET were 50
and 60 V, respectively.To explain the leakage mechanism, a technology
computer-aided design simulation was performed using
Atlas (Silvaco, Santa Clara, CA, USA) to examine the
electric field. The epitaxial layers and layout of the
simulation device were identical to those of the SGHFET
(Figure 1). The carbon doping was modeled according to a
compensation mechanism proposed by Armstrong et al.
[9]. The CN-CGa states were autocompensated with
ECGa = 0.11 eV (donors) and ECN = 3.28 eV (acceptors),
and the concentrations of both ECGa and ECN were set at
1 × 1018 cm−3. Previously, Verzellesi et al. employed the
CDS-VDS measurement to verify the carbon-doping
model used in this study [10].
Figure 2c shows a log-scale plot of JG/E as a function
of E0.5 for the SGHFET. The electric field E was ex-
tracted from the near-surface electric field beneath the
Schottky contact metal in the simulated device. Figure 2c
shows that log(JG/E) is proportional to the square root
of the electric field when the VDS was less than 30 V.
This result is in agreement with the Poole-Frenkel (PF)
model, which has been widely studied in the Schottky-
gate AlGaN/GaN HFETs [11,12]. The current associated
with the PF effect is expressed as










where E denotes the electric field in the AlGaN barrier
at the metal-semiconductor interface, ∅t is the barrier
height of the electron emission from the trapped state,
ε0 represents the permittivity of free space, εs denotes
the relative dielectric permittivity at high frequency, T is
the temperature, kB is Boltzmann’s constant, and C is a
constant. From Equation 1, the current transport driven
Figure 2 Static characteristics of the studied devices. (a) Transfer characteristics of the SGFET and MISFET. The gate leakage current in the
MISFET was less than that in the SGHFET. (b) Off-state I-V curve of both HFETs. (c) Measured current density divided by the electric field versus
the square root of the electric field for the SGHFET. The electric field was extracted from the simulation model.
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shown in Figure 2c; that is,









The PF effect implies that the injected carriers under-
went a series of capture and emission processes. These
processes prevent the applied electric field from effect-
ively accelerating the injected carriers; consequently, an
increased number of carriers are trapped near the sur-
face. The high density of trapped carriers caused an elec-
tric field gradient to limit the current density. The
current resulting from the presence of a space-charge ef-
fect is called space-charge-limited conduction (SCLC)
[13]. However, when the applied VDS exceeded Vc2, the
leakage current increased considerably, indicating that
part of the carriers moved freely through the barrier
layer. This characteristic curve was observed in both the
SGHFET and MISHFET. However, the critical voltage
Vc2 of the SGHFET was approximately 50 V, as shownFigure 3 RON transient test results for HFETs under various off-state sin Figure 2c, and a higher value of 60 V was observed in
the MISHFET. These values are similar to those shown
in Figure 2b.
In this study, the degradation in dynamic switching
performance was determined by calculating the ratio of
dynamic RDS,on to RDC. The value of dynamic RDS,on was
obtained under test conditions in which VDS,test and VGS,
test were respectively set to 1 and 0 V after applying the
off-state stress. HFETs were stressed in high VDS off-
state (VDS,stress) for 1 s then synchronous switching VGS
and VDS to the test condition by Agilent B1505 power
device analyzer (Agilent Technologies, Santa Clara, CA,
USA). The value of RDC was obtained under test condi-
tions in which VDS and VGS were respectively set at 1
and 0 V without applying the off-state stress. After each
dynamic RDS,on measurement, the initial condition of
these devices can be fully recovered by shining micro-
scope light for 10 min.
Figure 3 shows the test results of the RON transients in
the HFETs under two stress conditions. When VDS,stress
was 40 V, the dynamic RDS,on/RDC ratio of the SGHFETtress conditions. (a) VDS,stress = 40 V and (b) VDS,stress = 80 V.
Figure 4 Dynamic switching performance determined using various relaxation times after the HFETs underwent various stress
conditions. (a) SGHFET and (b) MISHFET.
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covery curves of both HFETs were similar. Furthermore,
when VDS,stress was 80 V, the dynamic RDS,on/RDC ratio
of the SGHFET decreased further from 2.5 to 1.5 when
the relaxation time was between 10 and 100 ms. This
strong recovery during this period caused a high dy-
namic RDS,on/RDC ratio indicating that the dynamic
switching performance of SGHFET was degraded sub-
stantially. The dynamic switching performance of the
MISHFET was also degraded, although the decrease
from 1.35 to 1.15 was comparatively less than that of the
SGHFET. These results indicate that the gate insulator
effectively mitigated the performance degradation; however,Figure 5 Potential profiles corresponding to HFETs with VDS,stress. (a)it did not suppress the additional trapping when high stress
voltages were applied.
Figure 4a,b depicts the VDS,stress dependent recovery
behavior of the SGHFET and MISHFET, respectively.
The curves in these figures show the dynamic RDS,on/
RDC ratio at various relaxation times. The recovery be-
haviors can be separated into two groups based on the
Vc2 value; 50 V for the SGHFET and 60 V for MISHFET.
The difference between these two groups was evident
when the relaxation time was between 10 and 100 ms.
As shown in Figure 4a, when the VDS,stress of the
SGHFET exceeded the value of Vc2, the dynamic RDS,on/
RDC ratio decreased considerably when the relaxation timeBelow Vc1, (b) between Vc1 and Vc2, and (c) greater than Vc2.
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occurred at this time. Figure 4b shows that the MISHFET
transients behaved similarly; moreover, the gate leakage
current was also reduced, implying that the gate leakage-
induced electron injection from the gate was not the pri-
mary cause of the detrapping process when the relaxation
time exceeded 10 ms. The subsequent section explains
how the detrapping process can be attributed to a high
electric field.
Discussion
This paper presents a model to explain the trapping
mechanism based on the correlation between the off-
state leakage current test results (Figure 2) and dynamic
switching behavior (Figures 3 and 4). When the applied
VDS,stress was less than the critical voltage Vc1, the
injected carriers penetrated the AlGaN barrier layer
through capture and emission processes, which can be
explained by the PF effect (Figure 5a). When the applied
VDS,stress was between Vc1 and Vc2, the SCLC effect
(Figure 5b) caused localized charges to occur at the
surface of the epitaxial layers, thereby limiting the amount
of injected carriers; consequently, the gate leakage current
did not increase markedly when the VDS was increased.
However, devices under high VDS,stress conditions can ac-
cumulate a considerable number of trapped carriers at
surface states and/or in AlGaN barrier layer when the
VDS does not exceed Vc2, which explains why the dy-
namic RDS,on/RDC ratio continued to increase even when
no excess carriers were injected into the channel. The
gate insulator in the MISHFET effectively obstructed
the electron injection from the gate, thereby mitigating the
degradation in dynamic switching performance. Within
this bias range, trapping behavior was primarily happening
at the AlGaN barrier, which can be explained as ‘localized
trapping’.
When the applied VDS,stress exceeded the value of Vc2
(Figure 5c), the amount of injected carriers was not lim-
ited by the localized trapping or SCLC effect. The root
cause to overcoming this limitation can be attributed to
either Fowler-Nordheim tunneling or deeper acceptor-
like traps and emission mechanisms invoked by the PF
effect. However, the characteristic curve in this VDS,stress
region was difficult to analyze because the electric field
was not distributed in the AlGaN barrier layer alone; the
depletion region in the 2DEG channel, which was
extended under high VDS conditions, should also be con-
sidered. Under high VDS,stress conditions, the high elec-
tric field may have caused resistive leakage current,
thereby causing part of the carriers to move freely
through the AlGaN barrier layer. These free carriers can
be driven by high electric fields that subsequently form
hot carriers. These high-energy carriers could be trapped
in the barrier, channel, or buffer layers; thus, a ‘globaltrapping’ effect occurred. Because the gate insulator mit-
igated the effect of the electric field on the barrier layer,
the critical voltage of the MISHFET was higher than that
of the SGHFET. However, the global trapping effect con-
tinued because high VDS,stress applied to the MISHFET
controlled the electron injection, which explains why a
similar but less pronounced behavior was observed in
the MISHFET (Figure 4b) as a result of the detrapping
behavior.
Conclusions
This study compared the off-state leakage current and
characteristic curves of RON transients in AlGaN/GaN
SGHFETs and MISHFETs to explain how the behavior
of gate-injected electrons causes trapping and detrap-
ping. The off-state leakage current follows PF effect for
low-bias VDS. The gate insulator in the MISHFET effect-
ively reduced the electron injection from the gate,
thereby mitigating the degradation in dynamic switching
performance. When the applied VDS,stress exceeded the crit-
ical voltage, 50 V for the SGHFET and 60 V for MISHFET,
resistive leakage current build-up caused part of the
injected carriers to move freely through the barrier
layer. These carriers can be accelerated by applying a
high electric field to form hot carriers that act as ionized
traps in the channel or buffer layers, thereby enhancing
the trapping/detrapping effect in both SGHFETs and
MISHFETs.
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